AuraTracer智迹闻
中文

EVENT DOSSIER

A new choice for video generation computing power: How SmarCo GC3 bypasses the “storage wall” barrier

2026-09-03 16:26 Chips & Hardware 🔥 42.2 heat score
1sources
1days unfolding
42.2heat score
3mentions
SummaryAI generated

SmarCo GC3 optimizes the computing architecture to reduce storage requirements during video generation, effectively overcoming storage limitations in traditional computing. This solution focuses on improving video generation efficiency and is suitable for high-density data processing scenarios.

Related eventsRELATED EVENTS
Key entitiesKEY ENTITIES
RISC-VSmarCo GC3Zhongke Tongliang

Coverage · reports per dayLANGUAGE SPLIT

Entity relations
RISC-V × SmarCo GC31RISC-V × Zhongke Tongli…1SmarCo GC3 × Zhongke To…1

SignalsSIGNALS

Keyword heat
  • SmarCo GC31
  • Zhongke Tongliang1
  • RISC-V1

All reports (1)SOURCES

雷锋网 zh 2026-09-03 16:26

A New Computing Power Option for Video Generation: How SmarCo GC3 Overcomes the Hard Barrier of the "Storage Wall

# A new choice for video generation computing power: How SmarCo GC3 bypasses the “storage wall” ## Key events Video generation is becoming the most typical application in the era of scarce computing power. However, traditional GPU architectures struggle to meet this demand due to the “storage wall” bottleneck. The SmarCo GC3 chip developed by Zhongke Tongliang achieves deep integration of computing and storage through its dataflow architecture design, providing a new computing solution for video generation scenarios. ## Storage wall: A structural bottleneck in traditional architectures Video generation tasks have distinct characteristics: they involve massive tensor operations, temporal modeling, multi-frame dependencies, and long-sequence context understanding. On GPUs based on the von Neumann architecture, these operations follow the control flow logic of “instruction fetch - decoding - execution - write back”, resulting in: - Repeated transfer of parameters and intermediate feature maps between the video memory and the computing core - High-frequency exchanges of approximately 250 million pixels per second for 4K videos between the chip and the video memory - The transfer overhead and latency consume most of the energy, leading to low actual computing efficiency This “transfer - compute - transfer” cycle mode makes computing…